Taming Voting Algorithms on GPUs for an Efficient Connected Component Analysis Algorithm

Florian Lemaitre¹, Arthur Hennequin^{1,2}, Lionel Lacassagne¹

LIP6, Sorbonne University, CNRS, France ¹ LHCb experiment, CERN, Switzerland ²

ICASSP 2021









Introduction	Connected Component Analysis		
000	000000	0000	00
Voting algorithms			

- A voting algorithm, for each piece of data, updates a counter which depends on the piece of data being processed
 - Histogram, Hough transform, Connected Component Analysis
- Parallel voting algorithms require concurrent counter updates
 - atomic Read-Modify-Write instructions
 - if multiple accesses are on the same counter, they are serialized
- Common techniques to accelerate voting algorithms:
 - $\bullet\,$ privatization: threads have local counters they can update without serialization \to only for low number of counters
 - caching: threads can keep a recently accessed counter in a software cache in case it is accessed soon. The global counter is updated only when the cached counter is evicted, but has a high overhead
 - partial Access: all threads process the whole data, but update only a part of the counters \rightarrow low parallel efficiency if data is large

Introduction			
000	000000	0000	00
What are Connected	Component Labeling and Analysis?		

Connected Components Labeling (CCL) consists in assigning a unique number (label) to each connected component of a binary image to cluster pixels

Connected Components Analysis (CCA) consists in computing some features associated to each connected component like the bounding box $[x_{min}, x_{max}] \times [y_{min}, y_{max}]$, the sum of pixels *S*, the sums of *x* and *y* coordinates *Sx*, *Sy*



- seems easy for a human being who has a global view of the image
- ill-posed problem: the computer has only a local view around a pixel (neighborhood)

	000000	0000	00
Direct Connected	Component Labeling		

Direct algorithms are based on Union-Find structure (represent equivalences by a forest of trees stored in the table T):

- find(e, T) search for the root of e
- $\operatorname{union}(e_1, e_2, T)$ join the trees containing e_1 and e_2
- flatten(*T*) flatten all the trees in *T* (all vertices point to their root)

Rosenfeld algorithm [1] is the first 2-pass algorithm with an equivalence table:

- First pass: scan the image (raster order) to create temporary labels and build the equivalence table
- Transitive closure: flatten T
- Second pass: relabel the image (replace temporary labels with their root)

Parallel merge in union-find can lead to concurrency issues.

- Bottom-right case: 4 has to take the value 1 and 2 simultaneously: conflict!
- lock-free union by Komura [2] and improved by Playne and Hawick [3]



	Connected Component Analysis	
	• 0 0000	
Connected Component Analy	sis	

- Compute features for each connected component
 - Surface (number of pixels): *S*
 - Bounding box: $[x_{min}, x_{max}] \times [y_{min}, y_{max}]$
 - Centroid: $(x_G, y_G) = (S_x, S_y)/S$
- Features are stored per label in separate arrays (Struct of Arrays)
 - Temporary labels make "holes" within feature tables



For the following explanations and examples, only S is shown.

	Connected Component Analysis		
000	00000	0000	00
Naive Feature Computation			

- Post-processing of regular CCL
 - Each pixel vote in an array S at the index given by its label



 serialization of *atomic* accesses on same label are as slow as sequential for the full image (all ones): atomics do not scale



State-of-the-Art Feature Computation on 8192×8192 random images on an A100

- We propose and explore three ways to reduce serialization of votes for CCA:
 - Run-Length Encoding (full segments, RLE)
 - Conflict detection
 - On-the-fly Feature Computation

		Connected Component Analysis			
000		00000	0000	00	

Full runs: FLSL (Faster LSL)

Based on the CPU algorithm with the same name [4] and expands the use of runs from HA [5].

- labels and features are shared with all pixels of a run: one single vote per run
- full runs allow even more update reduction compared to HA
- does not lose parallelism with long runs
- performs a per-line RLE compression
- "compress-store"



Example of a segment and its associated run-length encoding with a semi-open interval [0, 3[4, 6[8, 9[with a 4-wide warp compress.

Algorithm 2: Kernel for FLSL segment detection

```
1 n \leftarrow 0 > Number of runs on the line v
 2 m_0 \leftarrow 0 \triangleright Previous pixel mask
    Detect runs
 3 for x \leftarrow \texttt{laneid}() to width by warp size do
         p \leftarrow I[v \cdot width + x]
         m_c \leftarrow \text{ballot sync}(\text{ALL}, p)
 5
         Detect edges
         m_e \leftarrow m_c funnelshift l(m_e, m_c, 1)
 6
 7
         m_p \leftarrow m_c
         Count edges before current index
       er \leftarrow n + \_popc(m_e \& lanemask_le())
 8
         ER[v \cdot width + x] \leftarrow er
 9
         Compress store
         if m_e \& m_i then RLC[v \cdot width + er - 1] \leftarrow x
10
         n \leftarrow n + \text{count}_{edges}(m_e) \triangleright \text{ same } n \text{ for the whole warp}
11
12 if n is odd then
         if tx = 0 then RLC[v \cdot width + n] \leftarrow w
13
14
        n \leftarrow n+1
15 if tx = 0 then N[v] \leftarrow n
```

	Connected Component Analysis		
000	000000	0000	00
Conflict Detection			

- When threads vote to update features, we can detect which threads of a warp access the same label thanks to __match_any_sync
- Perform an in-register reduction for all threads updating the same label
 - tree-based reduction with non-contiguous lanes (eg: [6])
- Only a single thread per label will update the feature in global memory

Algorithm 3: Function for feature update with conflict detection

```
1 operator feature update cd(mask, e, s)
         peers \leftarrow \_\_match\_any\_sync(mask, e)
 2
        rank \leftarrow \_\_popc(peers \& lanemask_lt())
 3
         leader \leftarrow rank = 0
        peers \leftarrow peers & lanemask gt()
 5
        Reduce features among peers
        while __any_sync(mask, peers) do
              next \leftarrow ffs(peers)
 7
              s' \leftarrow \_\_shuffle_sync(mask, s, next) \triangleright Reduction step
              if next \neq 0 then s \leftarrow s + s'
 9
              peers \leftarrow peers & ballot sync(mask, rank is even)
10
              rank \leftarrow rank >> 1
11
        > Only the leader updates the features
         if leader then \texttt{atomicAdd}(\&S[e], s)
12
```



Parallel masked tree-based reduction for conflict detection during surface computation.

	Connected Component Analysis		
000	000000	0000	00
Conflict Detection: examp	le		

Example showing the different number of updates for various algorithms

- HA and FLSL vote only once per segment
 - HA segments are limited by the tile border (yellow line)
- Conflict Detection remove redundant updates on the same line
- "lower bound" is one single vote per connected component



algorithm	#updates	pixels generating updates
naive	229	
HA	119	💻 💶 💷 💻
FLSL	101	• • • •
HA+CD	80	E E E
FLSL+CD	48	
lower-bound	10	

	Connected Component Analysis		
000	000000	0000	00
	and the second sec		

On-the-fly Feature update: concurrent algorithm

Algorithm 4: Concurrent on-the-fly feature update

```
operator off merge(e_1, e_2)
          e_1 \leftarrow \operatorname{Find}(e_1)
          e_2 \leftarrow \operatorname{Find}(e_2)
 2
          threadfence()
 3
         while e_1 \neq e_2 do
               if e_2 < e_1 then swap e_1, e_2
               e \leftarrow \texttt{atomicMin}(\&T[e_2], e_1) \triangleright \text{ label merge}
               threadfence()
               s \leftarrow \texttt{atomicExch}(\&S[e_2], 0) \triangleright \text{ feature extraction}
               atomicAdd(\& S[e_1], s) \triangleright feature merge in current root
 0
               __threadfence()
10
               if e = e_2 then break
11
               e_2 \leftarrow e
12
         Ensure the features have reached an actual root
          a \leftarrow \operatorname{Find}(e_1)
13
          threadfence()
14
         while a \neq e_1 do
15
               s \leftarrow \texttt{atomicExch}(\&S[e_1], 0)
16
               \texttt{atomicAdd}(\&S[a], s)
17
               __threadfence()
18
               e_1 \leftarrow a
19
               a \leftarrow \operatorname{Find}(e_1)
20
               threadfence()
21
```

- Compute features for temporary labels and move features along the way when label unions are recorded
- Enhancement of Komura/Playne equivalence to support feature moves: same lock-free guarantee
- Tree based reduction that follows the Union-Find structure
- Correctness of the algorithm rely on precise __threadfence positioning



Example of 3 concurrent merges: $(3) \equiv (2), (4) \equiv (2)$ and $(2) \equiv (1)$. Lifelines of labels during OTF merge. Solid black lines are lifelines of labels as root. Lines are dashed when label is no longer a root. Black arrows are equivalence recording (Unions). Blue arrows are feature movements. Chronological order is from left to right.

	Connected Component Analysis	Results	
		0000	
Benchmark methodology			

- random 8192×8192 (8k) images of varying density (0% 100%), granularity (1 16, granularity = 4 close to natural image complexity)
- percolation threshold: transition from many smalls CCs to few larges CCs
 - 8C: density = 40%
 - 4C: density = 60%





- Naive number of updates is linear with the density
- HA and FLSL have roughly the same number of updates/conflicts
 - $\bullet~$ For density $\sim~100\%,$ FLSL have less updates
- Number of conflicts is low before the percolation threshold (d = 60%)
- OTF is the most effective to reduce the number of conflicts
 - Despite the small increase in number of updates
- CD highly reduce both updates and conflicts after the percolation threshold
 - it has almost no impact before it



A100 Density performance



- FLSL alone is effective only for high granularity (low detail images)
- Both CD and OTF are effective at mitigating serialization
- OTF shows a small overhead
- Even combined with either CD or OTF, HA still suffers from the lost of parallelism due to its partial segment nature.

\Rightarrow FLSL+CD is the most effective combination

Introduction 000		Connected Component / 000000		Resu 000	lts ⊃●	Conclusion OO
Average throug	hput					
	Algorithm	g = 1	g = 4	g = 16	full image	
	naive	0.966 (×0.23)	0.994 (×0.08)	0.985 (×0.04)	0.337 (×0.02)	
	HA	4.22 (×1)	13.2 (×1)	25.8 (×1)	16.6 (×1)	
	HA+OTF*	14.6 (×3.5)	28.7 (×2.2)	59.3 (×2.3)	66.2 (×4.0)	
	HA+CD*	13.8 (×3.3)	23.9 (×1.8)	27.4 (×1.1)	16.6 (×1.0)	
	FLSL*	4.85 (×1.1)	19.1 (×1.4)	61.9 (×2.4)	244 (×15)	

* : our contributions

20.8

24.5

 $(\times 4.9)$

 $(\times 5.8)$

FLSL+OTE*

FLSL+CD*

Table: Average CCA throughput (Gpix/s) for 8192×8192 on an Nvidia A100

 $(\times 4.9)$

 $(\times 6.3)$

160

170

 $(\times 6.2)$

 $(\times 6.6)$

238

244

 $(\times 14)$

 $(\times 15)$

When the image is completely white (foreground), the naive version becomes completely serial

- Naive version poorly uses the parallelism of high-end GPUs due to the extreme serialization of atomic memory accesses
- All feature updates are fully serialized and all the benefits from parallelism have vanished

65.1

83.2

• compared to the first direct (and naive) algorithm, FLSL+CD achieves a \times 700 speedup and is always the most effective in average

	Connected Component Analysis		Conclusion
000	000000	0000	•0
Conclusion			

- we achieved our goal to overcome the serialization when computing the features by reducing the number of conflicting memory accesses
- three new techniques:
 - FLSL: Faster LSL with RLE, which is the natural extension of HA with full runs
 - OTF: merging features On-The-Fly during the merging of the connected components
 - CD: Conflict Detection within a warp
- FLSL+CD outperforms all existing implementations
 - from $\times 5$ up to $\times 15$ faster than State-of-the-Art
- As the CCA is finally very efficient for all granularities and densities, we plan to develop a 3D version for medical imaging.

Thank you!

Parallel State-of-the-art on CPU

- Parallel Light Speed Labeling(LSL) [7](L. Cabaret, L. Lacassagne, D. Etiemble) (2018)
 - parallel algorithm for CPU
 - based on RLE (Run Length Encoding) to speed up processing and save memory accesses
 - current fastest CCA algorithm on CPU
- FLSL = Faster LSL [4](F. Lemaitre, A. Hennequin, L. Lacassagne) (2020)
 - SIMD algorithm for CPU
 - based on RLE (Run Length Encoding) to speed up processing and save memory accesses
 - current fastest CCL algorithm on CPU

References

- Playne-Equivalence [3](D. P. Playne, K.A. Hawick) (2018)
 - direct CCL algorithm for GPU (2D and 3D versions)
 - based on the analysis of local pixels configuration to avoid unnecessary and costly atomic operations to save memory accesses.
- HA32/64 [5](A. Hennequin, Q. L. Meunier, L. Lacassagne, L. Cabaret) (2018)
 - *direct* CCL and CCA algorithm for GPU (2D 4-connexe)
 - use warp level intrinsics and sub-segment data structure to save memory accesses.
- BKE [8](S. Allegretti, F. Bolelli, and C. Grana) (2019)
 - *direct* CCL for GPU (8-connexe)
 - use 2×2 blocks

only HA tackles CCA implementation

References I

- A. Rosenfeld and J. Platz, "Sequential operator in digital pictures processing," Journal of ACM, vol. 13,4, pp. 471–494, 1966.
- Y. Komura, "Gpu-based cluster-labeling algorithm without the use of conventional iteration: application to swendsen-wang multi-cluster spin flip algorithm," *Computer Physics Communications*, pp. 54–58, 2015.
- D. P. Playne and K. Hawick, "A new algorithm for parallel connected-component labelling on GPUs," *IEEE Transactions on Parallel and Distributed Systems*, 2018.
- F. Lemaitre, A. Hennequin, and L. Lacassagne, "How to speed connected component labeling up with SIMD RLE algorithms," in *Proceedings of the 2020 Sixth Workshop on Programming Models for SIMD/Vector Processing*, pp. 1–8, 2020.
 - A. Hennequin, Q. L. Meunier, L. Lacassagne, and L. Cabaret, "A new direct connected component labeling and analysis algorithm for GPUs," in *IEEE International Conference on Design and Architectures for Signal and Image Processing (DASIP)*, pp. 1–6, 2018.

- E. Westphal, ``https://developer.nvidia.com/blog/voting-and-shuffling-optimize-atomic-operations/,'' 2015.

- L. Cabaret, L. Lacassagne, and D. Etiemble, "Parallel Light Speed Labeling for connected component analysis on multi-core processors," *Journal of Real Time Image Processing*, no. 15,1, pp. 173–196, 2018.
- S. Allegretti, F. Bolelli, and C. Grana, "Optimized block-based algorithms to label connected components on GPUs," *IEEE Transactions on Parallel and Distributed Systems*, vol. 31, no. 2, pp. 423–438, 2019.

Algorithms

Direct algorithms are based on Union-Find structure

Algorithm 5: Rosenfeld labeling algorithm

1 for v = 0 : h - 1 do for x = 0 : w - 1 do if $I[y][x] \neq 0$ then $e_1 \leftarrow E[y-1][x]$ 4 $e_2 \leftarrow E[y][x-1]$ 5 if $(e_1 = e_2 = 0)$ then $ne \leftarrow ne + 1$ 7 $e \leftarrow ne$ 8 else 9 $r_1 \leftarrow \operatorname{Find}(e_1, T)$ 10 $r_2 \leftarrow \operatorname{Find}(e_2, T)$ $e \leftarrow \min^+(r_1, r_2)$ 12 if $(r_1 \neq 0 \text{ and } r_1 \neq e)$ then $T[r_1] \leftarrow e$ if $(r_2 \neq 0 \text{ and } r_2 \neq e)$ then $T[r_2] \leftarrow e$ 14 else 15 $e \leftarrow 0$ 16 $E[y][x] \leftarrow e$ 17

Algorithm 6: Find(*e*, *T*)

- 1 while $T[e] \neq e$ do 2 $e \leftarrow T[e]$
- ³ **return** $e \triangleright$ the root of the tree

Algorithm 7: Union (e_1, e_2, T) $r_1 \leftarrow Find(e_1, T)$ $r_2 \leftarrow Find(e_2, T)$ $r_1 \leftarrow r_2$ then $f(r_1 < r_2)$ then $f(r_2 < r_1)$ then $f(r_1 < r_2)$ then $f(r_2 < r_2)$ then $f(r_1 < r_2)$ then $f(r_2 < r_2)$ then $f(r_2 < r_2)$ then $f(r_1 < r_2)$ then $f(r_2 < r_2)$ t

Algorithm 8: Transitive Closure

1 for
$$i = 0$$
 : ne do

$$2 \quad \lfloor \quad T[e] \leftarrow T[T[e]]$$

Parallel algorithms have to do:

• sparse addressing \Rightarrow scatter/gather SIMD instructions (AVX512/SVE)

Classic direct algorithm: Rosenfeld

Rosenfeld algorithm is the first 2-pass algorithm with an equivalence table

- when two labels belong to the same component, an equivalence is created and stored into the equivalence table T
- eg: there is an equivalence between 2 and 3 (stair pattern) and between 4 and 2 (concavity pattern)
- stair and concavity are the only two two patterns generating equivalence ۲
- here, background in gray and foreground in white, 4-connectivity algorithm ۰



2

Equivalence merge & concurrency issue

The direct CCL algorithms rely on Union-Find to manage equivalences A parallel merge operation can lead to concurrency issues:



- 1st example (top-left): no concurrency, $T[3] \leftarrow 1$, $T[4] \leftarrow 1$
- 2^{nd} example (top-right): no concurrency, $T[3] \leftarrow 1$, $T[4] \leftarrow 2$
- 3^{rd} example (bottom-left): benign concurrency, $T[4] \leftarrow 1$, $T[4] \leftarrow 1$
- 4^{th} example (bottom-right): concurrency issue, $T[4] \leftarrow 1$, $T[4] \leftarrow 2$
 - 4 can't be equal to 1 and 2
 - \Rightarrow 4 has to point to 1 *and* 2 has to point to 1 too...

Algorithms

Equivalence merge: lock-free based *concurrent* implementation

The merge function, introduced by Komura and enhanced by Playne and Hawick, solves the concurrency issues by *iteratively* merging labels using atomic operations in a lock-free scheme

```
Algorithm 9: merge(T, e_1, e_2)
```

By definition, $e \leq T[e_2]$, so:

- if $e = e_2$: no concurrent write, update of *T* is successful, terminates the loop
- if $e < e_2$: concurrent write, *T* was updated by another thread, need to merge *e* and *e*1

State-of-the-Art: Hardware Accelerated (HA)

The algorithm is divided into 3 kernels:

- strip labeling: the image is split into horizontal strips of 4 rows. Each strip is processed by a block of 32×4 threads (one warp per row). Only the head of a sub-run (sub-segment) is labeled
- border merging: to merge the labels on the horizontal borders between strips
- relabeling / features computation: to propagate the label of each sub-run to the pixels or to compute the features associated to the connected components

HA algorithm uses sub-runs (compared to pixel-based algorithms) to reduce number of updates, but:

- runs cannot span multiple tiles
- maximal run-length is limited to tile width (64)

HA is the only State-of-the-Art algorithm that reduces the number of atomic accesses in order to reduce conflicts (GTC 2019)



On-the-fly Feature update: sequential algorithm

Algorithm 10: Sequential on-the-fly feature update

1 operator otf_merge(e_1, e_2) $e_1 \leftarrow \operatorname{Find}(e_1)$ 2 $e_2 \leftarrow \operatorname{Find}(e_2)$ 3 if $e_1 \neq e_2$ then 4 if $e_2 < e_1$ then swap e_1, e_2 5 $T[e_2] \leftarrow e_1$ 6 $s \leftarrow S[e_2] \triangleright$ extract feature 7 $S[e_2] \leftarrow 0 \triangleright$ reset feature 8 $S[e_1] \leftarrow S[e_1] + s \triangleright$ merge feature 9

- Compute features for temporary labels and move features along the way when label unions are recorded
- Tree based reduction that follows the trees from Union-Find
- Updates are spread on all the temporary labels of a component instead being concentrated only in the final root
- More work is required as features need to be first computed for each temporary labels, and extracted

Emulation of __match_any_sync

Algorithm 11: Emulation of __match_any_sync

```
1 operator match any sync(mask, v)
       \triangleright Thread must be in mask
       if not (mask \& lanemask eq()) then return 0
 2
       ballot \leftarrow 0
 3
       do \triangleright One iteration per distinct value
 4
            ▷ Remove all threads from previously find group
            mask \leftarrow mask \& ... ballot
 5
            ▷ Find the first thread among the remaining ones
            leader \leftarrow \text{ ffs}(mask) - 1
 6
            Broadcast the value of the leader
            ref \leftarrow shfl sync(mask, v, leader)
 7
            ▷ Mask of all threads having the same value as the leader
            ballot \leftarrow ballot sync(mask, v = ref)
 8
       while not (ballot & lanemask_eq())
 9
        return ballot
10
```

Algorithms

A100 performance 4-connex



Processing time (ms/img) for 8192×8192 and Throughput (Gpix/s) on A100 (4-connex)

Algorithms

A100 performance 8-connex



Processing time (ms/img) for 8192×8192 and Throughput (Gpix/s) on A100 (8-connex)